Conditional Precharge Dynamic Buffer Circuit
نویسندگان
چکیده
In this paper, footless domino logic buffer circuit is proposed. It minimizes redundant switching at the dynamic and the output nodes. This circuit passes propagation of precharge pulse to the dynamic node and avoids precharge pulse to the output node which saves power consumption. Simulation is done using 0. 18μm CMOS technology. We have calculated the power consumption, delay and power delay product of proposed circuit and compared the results with existing circuits for different logic function, loading condition, clock frequency, temperature and power supply. For capacitance 500fF, our proposed circuit reduces power consumption by 72. 69%, 26. 35% and 24. 03% as compared to standard footless domino, SP-Domino and SSPD
منابع مشابه
Performance of low power Domino Circuits using pseudo dynamic buffer
this paper proposes a buffer circuit for footed domino logic circuit. It minimizes redundant switching at the output node. This circuit prevents propagation of precharge pulse to the output node during precharge phase which saves power consumption. We have calculated the power consumption, delay and power delay product of proposed circuits and compared the results with existing domino circuit f...
متن کاملLow Power Dynamic Buffer Circuits
In this paper we propose two buffer circuits for footed domino logic circuit. It minimizes redundant switching at the output node. These circuits prevent propagation of precharge pulse to the output node during precharge phase which saves power consumption. Simulation is done using 0.18μm CMOS technology. We have calculated the power consumption, delay and power delay product of proposed circui...
متن کاملDesign Of Low Power &Energy Proficient Pulse Triggered Flip- Flops
In this paper, pulse-triggered flip-flop types which are bidirectional elements in sequential logic circuits were designed. Initially, the pulse generation control logic is removed from the critical path to facilitate a faster discharge operation. Following low-power techniques are implemented, such as conditional capture, conditional precharge, conditional discharge, conditional data mapping, ...
متن کاملBitline-Coupled Precharge Faults and Their Detection in Memory Devices
The gradually increasing performance of memory devices increases the complexity of memory circuitry and causes new, previously unknown, failure mechanisms to take place. This paper describes a recently identified failure mechanism, observed during the design stage of a high speed DRAM. The failure mechanism is caused by the inability of the precharge circuits to set the proper voltages on memor...
متن کاملA Compact High-Speed (31,5) Parallel Counter Circuit Based on Capacitive Threshold-Logic Gates
A novel high-speed circuit implementation of the (31,5)-parallel counter (i.e., population counter) based on capacitive threshold logic (CTL) is presented. The circuit consists of 20 threshold logic gates arranged in two stages, i.e., the parallel counter described here has an effective logic depth of two. The charge-based CTL gates are essentially dynamic circuits which require a periodic refr...
متن کامل